Cache Memory Technology, Organization and Architecture

Computer System Architecture (CS5202) IIT Tirupati March 2020 Jaynarayan t tudu jtt@iittp.ac.in

Last Lecture

- Trends in Computer Architecture
- Fundamentals of Computer System Design
- Performance Measurement: Bench mark and Metrics
- Analysis of Instructions
 - Addressing Modes
 - Example ISA: RISC and CISC types

Memory Design

We will be discussing following topics with respect to memory design. The basic idea starts from storing a single bit of information to a set of bits and be able to locate them and access them for some purpose.

- Moore's Law and memory wall (identifying the problem)
- Memory hierarchy system (why we need it)
- Memory cell design (technology to store a bit)
- Introductory concepts of memory system design

Review of Data Representation

- This is one of the fundamental ideas in computer science which enables to represent the objects of
 physical world into the computer. So, we may think of computer as another world where each of the
 objects are identified with different rules. Data representation is one of the techniques which maps the
 objective in physical world into the objects of computational world.
- Generally the physical world is represented with a set of Characters and Numbers. The characters could be from any natural language scripts such as English, Devanagari etc. There are many possible ways in which the character and numbers are represented in computers.
- Considering advantage and disadvantages with respect to size of bits and computational complexity there are various coding scheme for specific purposes. Generally, for human interaction ASCII and Universal code (Unicode) systems are used, whereas, for computation binary representation(2's complement and floating-point) are used.

ASCII (Example)

- Uses 8 bits to represent A-Z, a-z, 0-9, and special characters/symbols

- Used for I/O interface; keyboard and display

Review of Data Representation

- This is one of the fundamental ideas in computer science which enables to represent the objects of
 physical world into the computer. So, we may think of computer as another world where each of the
 objects are identified with different rules. Data representation is one of the techniques which maps the
 objective in physical world into the objects of computational world.
- Generally the physical world is represented with a set of Characters and Numbers. The characters could be from any natural language scripts such as English, Devanagari etc. There are many possible ways in which the character and numbers are represented in computers.
- Considering advantage and disadvantages with respect to size of bits and computational complexity there are various coding scheme for specific purposes. Generally, for human interaction ASCII and Universal code (Unicode) systems are used, whereas, for computation binary representation(2's complement and floating-point) are used.

Unicode (Universal Code)

- Variable coding scheme
- Used to code all the scripts on this earth
- Used primarily for HTML pages

Review of Data Representation

Data Representation for Computation

Binary: Integer

- 1's and 2's complement coding system
- 2's complement is currently being used
- Different coding scheme are possible, could be used for specific purpose

Floating point:

- 32 bit standard or single precision
- 64 bit standard or double precision
- (smaller representation using 8 or 16 bit is also possible)

Memory System Design

Requirements:


- Able to store a set of bits
- Able to locate
- Able to retrieve as needed

How to store a bit?

- Technology: CMOS transistor, capacitor, Magnetic surface, and (currently under research: phase and resistor)

- Design: Static random access memory (SRAM) Dynamic random access memory (DRAM) (For more refer: ITRS 2015 report on recent memory design)

Memory Cell: storing a bit




- 1) Address decode
- 2) Drive row select
- 3) Selected bit-cells drive bitlines
- 4) Sense amplifier senses the bit difference
- 5) Column address decode and select
- 6) Pre-charge all the bitlines for next read/write

The same structure can be replicated for simultaneous read or write of multiple data


Step 2 and 3 dominates the access time, Step 2, 3 and 5 dominates the cycle time

Memory Cell: storing a bit



- 1) Row address decode from RAS
- 2) Drive row select
- 3) Selected bit-cells drive bitlines
- 4) Sense amplifier senses the bit difference
- 5) Column address decode from CAS and select
- 6) Pre-charge all the bitlines for next read/write

DRAM Memory Array



RAS: Row Address Strobe CAS: Column Address Strobe

The same structure can be replicated for simultaneous read or write of multiple data

Refresh: Needed to restore the charge stored in capacitor. This has to be done peridically (typically 10s of ms)

Detail in Main Memory Lecture

SRAM Memory Array

How to access more than just one bit simultaneously?


SRAM Memory Array SRAM Memory Array n+m2^n 2^n n n rows rows 2^m cols 2^m cols m Sense Amp/Row Buff Sense Amp/Row Buff Col addr dec Col addr dec bit 0 bit 1 m

- Above design to access 2 bit simultaneously.
- Similarly for 8 bit access, 8 such memory array can be replicated.

Byte Address-ability

- The row and column decides the address of a bit (or a group of bits)
- Address can be assigned to single bit, to two bits, or to 8 bits or to any number of bits.
- Byte address-ability means that an 8 bits (1 byte) data is having unique address
- Byte addressable memory can be designed by replicating 8 memory arrays


Block Diagram: (Logical Arrangement of Bytes - this is little endian)



Notes: Each of these bytes could go to different devices in physical memory array, For example: interleaving way of arrangement

Storing and Accessing Program

Program: is defined as a well define set of instructions Instruction: is defined as an operation to be performed on operands



As discussed during ISA:

Instruction and Data both have to have some sort of format.

Data can be stored in many places (register, immediate, I/O etc.), here we will examine the memory that store data.


Example:

Instruction: can be of fixed format (RISC type) or variable (CISC type) or hybridized. Data: can be 1 byte (8 bits), 1 word (could be 16 or 32 bits), double word etc (this is design dependent)

So, the question is: How to store instructions and data?

Storing and Accessing Program

Example of Fixed instruction format of 32 bit:



Some architecture define this as one word (MIPS and RISC), x86_64 has 16 bit word size

Similarly for Data (could 8 bit, 16 bit, 32 bit or 64 bit): (why did most of the architect chose the data size to be power of 2?) 31 23 15 0 Byte 3 Byte 2 Byte 1 Byte 0 15 7 0 Byte 1 Byte 0 7 0 Byte 0

Recall the issues of Memory Alignment!

	Value of 3 low-order bits of byte address								
Width of object	0	1	2	3	4	5	6	7	
1 byte (byte)	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned	
2 bytes (half word)	Alig	Aligned Align		ed Alig		ned Align		ned	
2 bytes (half word)		Misal	ligned	Misal	igned	Misaligned Misali		Misaligned	
4 bytes (word)		Aligned			Aligned				
4 bytes (word)		Misaligned			Misaligned				
4 bytes (word)			Misaligned			Misal	igned		
4 bytes (word)		Misaligned Mi			Misaligned				
8 bytes (double word)		Aligned							
8 bytes (double word)		Misaligned							
8 bytes (double word)		Misaligned							
8 bytes (double word)	-	Misaligned							
8 bytes (double word)	-		Misaligned						
8 bytes (double word)				Misaligned					
8 bytes (double word)							Misa	ligned	
8 bytes (double word)								Misaligned	

You have to pay penalty of memory access if it is miss-aligned (crossing the word boundary)!

The idea is whenever you access the memory, don't just access a byte or a word rather do it for group of words! Will it be helpful anyway?

The program analysis show that, the program exhibits a property called locality. Whenever an Instruction is being accessed very soon the next instruction also will be accessed. And, whenever an instruction is being accessed very likely that same instruction be accessed again.

Example:		T	This instruction is likely to be epeated soon: Temporal Locality
loop:	٦w	r1,0(r1)	
	and	r1,r1,r2	Therefore, this can be a
	٦w	r1,0(r1)	memory block.
	٦W	r1,0(r1)	
	beq	r1,r0,loop	

Principle of Locality:

Locality in general could have many reasons, the idea is how does any two instructions or data being accessed in very short duration of time (short is tricky here).

- Temporal locality (this tells you keep the same thing for longer time)
- Spatial locality (this tells you keep two or more things together)
- Algorithm locality

(Two separately located objects are being accessed in pattern. This tells you to keep two non consecutive blocks in cache)

It is good, therefore, to group a multiple words to form a memory block.


Byte 2	Byte 1	Byte 0	Word 0	В
Byte 2	Byte 1	Byte 0	Word 1	L O
Byte 2	Byte 1	Byte 0	Word 2	C K
Byte 2	Byte 1	Byte 0	Word 3	0
Byte 2	Byte 1	Byte 0	Word 0	В
Byte 2	Byte 1	Byte 0	Word 1	L O
			Word 2	С
Byte 2	Byte 1	Byte 0		ĸ
Byte 2	Byte 1	Byte 0	Word 3	1
	Byte 2 Byte 2 Byte 2 Byte 2 Byte 2 Byte 2 Byte 2	Byte 2Byte 1Byte 2Byte 1Byte 2Byte 1Byte 2Byte 1Byte 2Byte 1Byte 2Byte 1Byte 2Byte 1	Byte 2Byte 1Byte 0Byte 2Byte 1Byte 0	Byte 2Byte 1Byte 0Word 1Byte 2Byte 1Byte 0Word 2Byte 2Byte 1Byte 0Word 3Byte 2Byte 1Byte 0Word 0Byte 2Byte 1Byte 0Word 1Byte 2Byte 1Byte 0Word 1Byte 2Byte 1Byte 0Word 1Word 2Byte 1Byte 0Word 1Byte 2Byte 1Byte 0Word 1Byte 2Byte 1Byte 0Word 2

Addressing:

blk blk blk blk w w b b


b – byte w – word blk – Block

How to solve the problem of performance gap?



The gap is in the order of 1000! One solution is **memory hierarchy**!


Memory hierarchy system of Personal Computers



Cost per bit Reduces, size and density increases

Performance increases

Consider the simplified hierarchy system.



Fixed block size = *n* number of words

- The goal is to bring the blocks from main memory and place them in cache!
- The block size in main memory and cache memory need to be equal. (Can the block size of main memory and cache be different, if so how?)
- CPU finally needs a word, it does not process a block at a time!

Addressing in Block:

Example:


Given a memory (does not matter cache or main) of size 512 bytes Block size = 4 words Word size = 4 bytes How many blocks are possible? And what would be minimum address size?

The total number of blocks = 512 / 16 = 32 blocks

Size of block address bits = 5 bits Size of word address bits = 2 Size of bytes address bits = 2 Block 0 Block 1 Main Memory Block n

How do you decide What should be the size of Block? (Research!)


Cache Memory: Four Questions




Its a mapping between main and cache

- Where to place a block in the cache?
- How to find the placed block?
- Which block should be replaced on miss?
- What happen when content of block is updated?


The First Question



Why to worry about this question? Because size of Cache is smaller than size of main.



The First Question



Where to place?

General thoughts:

Thought 1: Let any main memory bock occupy any cache block Thought 2: Only a selected main memory block occupy a designated set of cache block Thought 3: Let a designated set of main block occupy a fixed cache block Thought 4: Any other possibilities? Looks like no possibility!

Standard name:

Thought 1: Fully associative mapping Thought 2: Set associative mapping Thought 3: Direct mapping

Last page

Reference:

- Bruce Jacob, Spencer Ng, and David Wang; *Memory Systems: Cache, DRAM, Disk;* 2008, Elesevier. (Refer: Chapter 1 and Chapter 5)
- Hennessy & Patterson, *Computer Architecture Quantitative Approach*, Appendix B, Review of Memory Hierarchy,
- Patterson & Hennessy, *Computer Organization and Design*, Chapter 5, Large and Fast Exploiting Memory Hierarchy .

Additional Pages