Superscalar Architecture

Branch Speculation and Predictors

Computer System Architecture IIT Tirupati jtt@iittp.ac.in 2nd April, 2020

Branch Speculation

- Condition resolution | Condition speculation
 - Access register:
 - Condition code register, General purpose register
 - Perform calculation:
 - Comparison of data register(s)
- Target address generation | Target Speculation
 - Access register:
 - PC, General purpose register, Link register
 - Perform calculation:
 - +/- offset, autoincrement, autodecrement

Branch Speculation



- Leading Speculation
 - Typically done during the Fetch stage
 - Based on potential branch instruction(s) in the current fetch group
- Trailing Confirmation
 - Typically done during the Branch Execute stage
 - Based on the next Branch instruction to finish execution

Branch Instruction Speculation

- Branch target prediction
- Branch direction prediction





Implementation using BTB

State-transition diagram

BTAC and BHT Design



Recovery from Mispeculation

The predicted path:



The important thing is the TAG

Recovery from wrong prediction:



Performance of 2-bit Predictor



Search for Advanced Predictor

If (a == 2) {	Taken	Such branches are co-related.
a = 0 ;		
} If (b == 2){ b = 0;	Taken	 Simplest predictor: Just predict not taken 1-bit predictor 2-bit predictor
} If (a != b) {	NotTaken	- Advance predictors:
Do something; }		 Correlating predictor Tournament predictor Tagged Hybrid Predictor

Correlating Predictor: a Framework

- Need to keep record of recently executed branch instructions!
- History of the branch instruction (for which the prediction is going to be made)
- Intelligent mechanism to make the final prediction out of these history.



This is called as two level adaptive branch prediction

Two-level Prediction: Global BHSR



gshare Predictor



Tournament Predictor



Tagged Hybrid Predictor



– A complex structure, takes time for prediction, but highly accurate

Tagged Vs gshare



References

- 1) Advance branch prediction technique, Chapter 5, Shen and Lipasti
- 2) Reducing branch cost with advanced branch prediction, Chapter 3, Computer Architecture: Quantitative Approach.
- 3) A PPM-like, tag-based branch predictor, Pierre Michaud, Journal of Instruction Level Parallelism, Vol 7, 2005.

Next Lecture

Dealing with data-flow (register and memory)

Dynamically resolving WAR, WAW, and RAW

Register Renaming

R1 ← R2 + R3	R1 ← R2 + R3
R1 ← R3 * R4	RR1 ← R3 * R4
R5 ← R5 + R6	R5 ← R5 + R6
R6 ← R4 + R7	RR6 ← R4 + R7

How this can be done in hardware?

Register Renaming

R1	←	R2	╋	R3
R1	←	R3	*	R4

R1 ← R2 + R3 RR1 ← R3 * R4

 $\begin{array}{rrrr} \mathsf{R5} \ \leftarrow \ \mathsf{R5} + \ \mathsf{R6} \\ \mathsf{R6} \ \leftarrow \ \mathsf{R4} + \ \mathsf{R7} \end{array}$

R5 ← R5 + R6 **RR6** ← R4 + R7



ARF – Architectural Register File RRF – Renamed Register File

Register Renaming

Updating the value in RRF and ARF at finish and complete

R1 ← R2 + R3 R1 ← R3 * R4

 $\begin{array}{rrrr} \mathsf{R5} \ \leftarrow \ \mathsf{R5} + \mathsf{R6} \\ \mathsf{R6} \ \leftarrow \ \mathsf{R4} + \mathsf{R7} \end{array}$



True Data Dependency

Read after Write (RAW): one of the challenge for parallel execution

i1: f2 ← load, 4(r2) i2: $f0 \leftarrow load, 4(r5)$ i3: $f0 \leftarrow fadd, f2, f0$ i4: $4(r6) \leftarrow store, f0$ i5: $f14 \leftarrow laod, 8(r7)$ i6: $f6 \leftarrow load, 0(r2)$ i7: $f5 \leftarrow load, 0(r3)$ i8: $f5 \leftarrow fsub, f6, f5$ i9: $f4 \leftarrow fmul, f14, f5$ i10: $f15 \leftarrow load, 12(r7)$ i11: $f7 \leftarrow load, 4(r2)$ i12: $f8 \leftarrow load, 4(r3)$ i13: $f8 \leftarrow fsub, f7, f8$ i14: $f8 \leftarrow fmul, f15, f8$ i15: $f8 \leftarrow fsub, f4, f8$ il6: $0(r8) \leftarrow store, f8$

Analyse latency and data flow limit

Let ADD, SUB, LOAD takes 2 cycles MUL and DIV takes 4 cycles



Data flow graph

True Data Dependency

Read after Write (RAW): one of the challenge for parallel execution



True Data Dependency

Read after Write (RAW): one of the challenge for parallel execution



How to Ensure Data Flow

Hardware implementation for data-flow techniques:



How to Ensure Data Flow

Hardware implementation for data-flow techniques:



Working of Tomasulo's Algorithm:



Working of Tomasulo's Algorithm:

w: $R4 \leftarrow R0 + R8$ x: $R2 \leftarrow R0 * R4$ y: $R4 \leftarrow R4 + R8$ z: $R8 \leftarrow R4 * R2$

Cycle 1: Dispatched instructions: w, x (in order)

- w: R4 ← R0 + R8
- **x**: R2 ← R0 * R4
- **y**: R4 ← R4 + R8
- **z**: R8 ← R4 * R2

Tag

4

1

Data

6.0

3.5

10.0

7.8

FLR

0

2

4

8

Busy

yes

yes



Cycle 2: Dispatched instructions: y, z (in order)

- w: R4 ← R0 + R8
- **x**: R2 ← R0 * R4
- **y**: R4 ← R4 + R8
- **z**: R8 ← R4 * R2



	FLR					
	Busy	Tag	Data			
0			6.0			
2	yes	4	3.5			
4	yes	2	10.0			
8	yes	5	7.8			









Next Lecture

Memory Data Flow Load bypassing Load forwarding