

- Super Scalar Architecture -


- How to go beyond the pipeline throughput limit?

Two things come in mind -

- deepening the pipeline stages


- widening the pipelines

Deepening the pipeline stages :-



In reality all the stages does not ~~require~~ take exact the same clock cycle time.

The real scenario could be :-



→ The modern high performance processor uses 10-14 stages of pipeline.

→ Dangers of having more than 14 - stages pipeline?

Widening the pipeline stages :-

- Assumption:- Everything is good (ideal pipeline)

