


Pipeline & Super scalar Architecture

- Single cycle design.
- Multi cycle design
- Pipeline design
- Super scalar (Multiple issue Architecture)


- The concept of ~~more~~ cycle revision

The synchronous logic design :-



- Launch and capture must be performed in distinct clock edge.
- If the launch is being performed on the edge the capture must be done on negative edge (why)
- What will happen if above is not done?

Analysis :-




Pipeline & Super scalar Architecture

- Single cycle design.
- Multi cycle design
- Pipeline design
- Super scalar (Multiple issue Architecture)


- The concept of ~~more~~ cycle revision

The synchronous logic design :-



- Launch and capture must be performed in distinct clock edge.
- If the launch is being performed on the edge the capture must be done on negative edge (why)
- What will happen if above is not done?

Analysis :-



(2)

Single cycle design -

- Data path for every instruction in single cycle
 - from fetch to write back everything takes place in a cycle.
- The path includes: Memory to register,
Instruction memory to data memory and
data memory to data memory are of
single cycle type.

Performance of single cycle processor design:-

- How to decide what should be the cycle length

Let-

Instruction	Time
I ₁	10 ns

I₂ → 8 ns

I₃ → 4 ns

I₄ → 10 ns

I₅ → 6 ns

⋮



I_n → 5 ns

Then

Working cycle length

$$= \max(t_1, t_2, \dots, t_n)$$


$$= 10 \text{ ns}$$




Multi cycle design :-

- How to avoid the waste time in single cycle design?
- Re-design the data path in such a way that the cycle time would be as optimal as possible.
- Break the combinational path by inserting additional sequential elements.

Example:-



Performance Analysis :-



Performance comparison:-

Speedup =

execution time in old processor

execution time in new processor

2

time in single cycle

time in multicycle


- What if the path will be divided such that the clock cycle time will be 1 ns?

(think of how many sequential elements to be inserted?)

Pipeline processor design:-

How to improve performance further?

- The concept of parallelism!



Recall: An instruction goes through different phases!


IF - instruction fetch	[
ID - instruction decode	
OP - operand batch	
EX - execution	
WB - write back	

Almost all instruction goes through 5 phases.


Solution → by executing multiple instruction simultaneously

- How?

By clear partitioning between every two phases!



Performance Analysis :-



(6)

$$\text{Total execution time} = K \times t + (n-1) \times t$$

$$\Rightarrow (K+n-1) \times t$$

$K \rightarrow$ total no. of pipeline stages

$n \rightarrow$ total no. of instruction

$t \rightarrow$ clock period

$$① \text{ Speedup} = \frac{\text{Single cycle processor time}}{(K+n-1)t_p} = ?$$

$$= \frac{m \times t_s}{(K+n-1)t_p}$$

$$② \text{ Speedup} = \frac{\text{Multi-cycle processor time}}{\text{Pipeline processor time}} = ?$$

Pipeline processor time

$$= \frac{\sum_{i=1}^n \left[t_i / t_m \right] \times t_m}{(K+n-1)t_p}$$

Observation :- In pipeline design, in every clock cycle it ~~can~~ executes almost one instruction.

So, instruction executed per cycle ≈ 1
(IPC)

$$\boxed{\text{IPC} \approx 1}$$

Improving performance bottleneck :-

- by shortening the cycle time

- by providing ability to execute more instructions per cycle