


Pipeline & Super scalar Architecture

- Single cycle design.
- Multi cycle design
- pipeline design
- super scalar (Multiple issue Architecture)


- The concept of ~~single~~ <sup>clock</sup> cycle review

The synchronous logic design :-



- Launch and capture must be performed in distinct clock edge.
- If the launch is being performed in +ve edge the capture must be done in negative edge (why)
- What will happen if above is not done?

Analysis :-




Pipeline & Super scalar Architecture

- Single cycle design.
- Multi cycle design
- pipeline design
- super scalar (Multiple issue Architecture)


- The concept of ~~two~~ <sup>clock</sup> cycle review

The synchronous logic design :-



- Launch and capture must be performed in distinct clock edge.
- If the launch is being performed in +ve edge the capture must be done in negative edge (why)
- What will happen if above is not done?

Analysis :-



②

## Single cycle design -

- Data path for every instruction in single cycle
  - from Fetch to write back everything takes place in a cycle.
- The paths such as: memory to register, instruction memory to data memory and data memory to data memory are of single cycle type.

## Performance of single cycle processor design :-


- How to decide what should be the cycle length

Let-

Instruction	Time
$I_1$	$\rightarrow 10\text{ ns}$
$I_2$	$\rightarrow 8\text{ ns}$
$I_3$	$\rightarrow 4\text{ ns}$
$I_4$	$\rightarrow 10\text{ ns}$
$I_5$	$\rightarrow 6\text{ ns}$
$\vdots$	
$I_n$	$\rightarrow 8\text{ ns}$

Then

clock cycle length  
 $= \max(t_1, t_2, \dots, t_n)$   
 $= 10\text{ ns}$




To complete  $n$ -instructions the total time  
 $= n \times 10 = 10n\text{ ns}$




Multi cycle design :-

- How to avoid the waste time in single cycle design?
- Re-design the data path in such a way that the cycle time would be as optimal as possible.
- Break the combinational path by inserting additional sequential elements.

Example :-



Performance Analysis :-



4

Performance comparison:-

$$\text{Speedup} = \frac{\text{execution time in old processor}}{\text{execution time in new processor}}$$


$$\approx \frac{\text{time in single cycle}}{\text{time in multicycle}}$$

- What if the path will be divided such that the clock cycle time will be 1 ns?
- (Think of how many sequential elements to be inserted?)

Pipeline processor design:-

How to improve performance further?

- The concept of parallelism!



Recall: An instruction goes through different phases!

- IF - instruction fetch
- ID - instruction decode
- OP - operand fetch
- EX - execution
- WB - write back

Almost all instruction goes through 5 phases.





6

$$\begin{aligned} \text{Total execution time} &= K \times t + (n-1) \times t \\ &= (K+n-1) \times t \end{aligned}$$

$K \rightarrow$  total no. of pipeline stages

$n \rightarrow$  total no. of instructions

$t \rightarrow$  clock period

$$\textcircled{1} \text{ Speedup} = \frac{\text{Single cycle processor time}}{\text{Pipe line processor time}} = ?$$

$$= \frac{n \times t_s}{(K+n-1)t_p}$$

$$\textcircled{2} \text{ speedup} = \frac{\text{Multicycle processor time}}{\text{Pipe line processor time}} = ?$$

$$= \frac{\sum_{i=1}^n \lceil t_i / t_m \rceil \times t_m}{(K+n-1)t_p}$$

Observation :- In pipeline design, in every clock cycle it ~~can~~ executes almost one instruction.

So, instruction executed per cycle  $\approx 1$   
(IPC)

$$\boxed{IPC \approx 1}$$

Improving performance further :-

- by shortening the cycle time
- by providing ability to execute more instructions per cycle.