

Last lecture -

- Architecture class (Instruction execution Model)
- Hardware - software interaction
- Machine Instruction format
- MIPS instruction format
- Addressing mode.

Today:-

- Addressing mode (MIPS)
- Register set
- Procedure call
- x86-64 instruction set architecture
  - Instruction format
  - Addressing mode
  - Register set

Addressing Mode

- Immediate addressing mode → Operand ✓
  - The data ~~is~~ is directly available from instruction register.

Example:-

```
addi $SP $SP 8
```

$$SP \leftarrow [SP] + 8$$

immediate data

Register data

Supported in I-type & J-type format

Register Addressing mode

- The operand is available in register

Example:-

```
add t0 a0 a1
```

$$t0 \leftarrow [a0] + [a1]$$

Supported in R-type format

operand in register a0

- Base or Displacement - addressing mode :-

Example :-  
 → An operand is available in a memory  
 → The memory location is calculated as  
 $Base + index$

Example :-


$$array[10] = K + array[10]$$

Let  $t_1$  be the base of array  
 $S_2$  be storing  $K$

lw  $t_0, 40(t_1)$  //  $t_0 \leftarrow [t_1 + 40]$   
 add  $t_0, S_2, t_0$  //  $t_0 \leftarrow [S_2] + [t_0]$   
 sw  $t_0, 40(t_1)$  //  ~~$[t_1] + 40$~~   $\leftarrow [t_0]$

Why 40?

- byte addressable
- a word is 4 bytes



- PC-Relative Addressing mode :-

An operand is specified in relative memory.

Example :-

~~beq  $s_0, s_1$  offset~~    beq  $s_0, s_1, L_1$


if  $[s_0]$  is equal to  $[s_1]$      $\rightarrow$  register     $\rightarrow$  offset

$PC \leftarrow [PC] + 4 + L_1$      $\rightarrow$  register

Pseudo-direct Addressing Mode:-

An operand is memory address itself which is generated from the given target address.

Example:-



Jump to the location address

address ← PC [31, 30, 29, 28] · 2<sup>shift-2</sup> [target]

Explanation:-

→ Left shift by 2 to ensure a gap between the current-instruction and the target-

→ Concatenate with MSB of PC to ensure the region.


PC ← ~~PC~~ address

Register Direct Addressing:-

An operand is memory address that is specified in register.

Example:-

jr ra



PC ← [ra]

4

MIPS Registers (Architectural Register visible to programmer)

| <u>Name</u> | <u>Number</u> | <u>usage</u>                          |
|-------------|---------------|---------------------------------------|
| zero        | 0             | Constant value 0                      |
| at          | 1             | Used by assembler                     |
| vo-vc1      | 2-3           | values for return values              |
| ao-ab       | 4-7           | function argument (parameter passing) |
| to-t7       | 8-15          | Temporaries                           |
| so-s7       | 16-23         | Saved (During function call)          |
| ts-t9       | 24-35         | Temporaries                           |
| ko-k1       | 26-27         | operating system kernel               |
| gp          | 28            | Global pointer                        |
| sp          | 29            | stack pointer                         |
| bp          | 30            | branch pointer                        |
| ra          | 31            | return address.                       |

Function call & stack:-

- Modularization of program
- To reduce static instruction count (program size)

Example (function call in high level language):  
C/C++

```

int swap (int, int);
int main (int argc, char* argv) {
    int a, b, c;

```

```

a = 0;
b = 0;
c = 0;

```

```

Place of return → swap
c = swap (a, b); → passing parameters
printf ("%d", c);
}

```

```

int swap (int a1, int b1) { → Receiving parameters,
    local variables
    for sequential machine!

```

```

a1 = a1 + b1;
b1 = a1 - b1;
a1 = a1 - b1;
return a1;
}


```

performing computation locally  
returning the computed result

How do we ensure function call/return in Architecture?  
- Manage using stack!


Requirement - → the order in which procedures are called, in the same order they should be returned.

→ All of their local variables must be preserved during call and return.




6

Stack - a portion of memory / address space



Scenario of deeper function call :-



The registers / variable to be saved in:

- > arguments (args)
- > stack pointer (sp)
- > return address (ra)
- > local variable array, structure etc.

## Specific registers & instructions for procedure call (MIPS) :-

Registers

- $a_0 - a_3$  :- registers to pass parameter
- $ra$  :- return address register (What if you want to pass more than 4 parameters)
- $s_0 - s_7$  :- saved register (to reuse by callee function)
- $bp$  :- base pointer (Keep track of base address of a procedure ~~stack~~ frame or activation record)
- $sp$  :- stack pointer (to perform stack operations such as push & pop)

## Instructions :-

- $lw$   $a_0$   $0(sp)$  // load word equivalent to POP
- $sw$   $a_0$   $0(sp)$  // store word equivalent to PUSH
- $jal$  callee  $\rightarrow$  to call a procedure callee
- $jr$   $ra$   $\rightarrow$  to return back to the caller function

## General Rule of push and pop operations :-


- ① push all the necessary registers before call
- ② call a procedure  

```
procedure() {  
    perform operation  
}
```
- ③ pop all the necessary registers before return
- ④ return

8

# CISC architecture (x86 sel-) <sup>intel</sup> AMD64

## Register Set - x86\_64



- RAX ~~RAX~~ → General purpose
- RAX → General purpose
- RAX → General purpose
- RSP - Stack pointer
- RBP - Base pointer
- RDI - Destination indexing
- RSI - Source indexing
- RCX - Code segment
- ~~RSS~~ - Stack segment
- RDS - Data segment 1
- RES - Data segment 2
- RFS - Data segment 3
- RGS - Data segment 4
- RIP - Instruction pointer (program counter)
- FLAGS

## Convention for size of Data (Register) :-

