


The language that machine understand
 - (Machine language)


— The Top-level Idea —



- Note:-
- Memory
 - operands
 - control


Question:- What are the different ways the ALU gets operands?

Instruction Execution Model:-



The language that machine understand
 - (Machine language)


— The Top-level Idea —



- Note:-
- Memory
 - operands
 - control


Question:- What are the different ways the ALU gets operands?

Instruction Execution Model:-




2)

Hardware - Software Interaction :-



Machine Instruction format :-


- Size of instruction
- Fields
- Size of each fields
- position of fields



① I-type (Immediate instruction):

- Immediate arithmetic operation
- Memory read & write operation (Load & store).

Immediate
&
Load store
instructions



addi rs, rt, 108

$$rt \leftarrow rs + 108$$

lw rs, rt, 32

$$rt \leftarrow 32(rs)$$

$$rt \leftarrow [rs] + 32$$

$$rt \leftarrow \text{MEM}[rs] + 32$$


Control instruction & J-type format

Scenario - Conditional Statement - if-else

- Loop - for, while
- Unconditional control switch-case, goto, Jump
- procedure call call & return
- Interrupt - trap, return.

J-type format =

Jump Location (Unconditional Jump)



Conditional branch/Jump

branch on equal

beq rs rt, 16D

if (rs == rt):
PC ← [PC] + 1W


branch not equal

bne rs, rt, 1W


if (rs != rt):
PC ← [PC] + 1W

Addressing Mode:-


- Immediate addressing mode



- Register addressing mode




- Base addressing (displacement addressing)



⑥


- PC-relative addressing -



$$\text{Mem}[\text{PC}] + \text{address}$$

$$\text{operand} \leftarrow \text{MEM}[\text{PC} + \text{address}]$$

- pseudo indirect addressing



$$\text{address} \leftarrow \text{PC}[31, 30, 29, 25] \cdot \text{Unit 2 (Address)}$$

$$\text{address} \left[\begin{array}{l} \text{PC (program counter)} \\ \text{MAR (Memory address register)} \end{array} \right]$$

- Register Direct addressing :-



$$\text{address} \leftarrow [rs]$$

$$\text{PC} \leftarrow [rs]$$

$$\text{MAR} \leftarrow [rs]$$

ARM addressing mode (Similar to MIPS)


*86 addressing mode (variable instruction size) -

- Limitation to fixed instruction size

X86 - instruction format :-

- Variable instruction size
- Large number of instruction format (more than three)

Format :-




Example :-


Control Instruction :-

EIP (Extended Instruction pointer (EIP))


- JE EIP + displacement




- CALL



- Data transfer
MOV EBX, [EDI+15]




- Stack



8


Arithmetic

ADD EAX, #6760



Flag control

TEST EDI, #40



~~Registers~~

Register set:-

EAX 31 _____ 0

ECX

EDX

EBX

ESP

EBP

ESI

EDI _____

CS 15 _____ 0

SS _____

DS _____

FS _____

GS _____

(Code segment)

(Stack segment)

(Data seg1)

(Data seg2)

(Data seg3)

(Data seg4)

EIP 31 _____ 0

FLAGS 31 _____ 0