

- D-FF design
 - Bitm code
 - Simulation Methodology
 - Comparison table
- 1-bit Register :-
- N-bit Register :-
- Shift register :-
 - Left shift register
 - Right shift register
- Counter :-
 - up/down counter
- program counter (PC)
 - $PC \leftarrow PC + 1$
 - $PC \leftarrow PC + 2$
 - $PC \leftarrow PC + 4$


②

- VHDL code ✓

- Simulation:-


The concept of clock pulses:

negative edge triggered:-



Capture phase Trigger phase
(The output at-
D input will be
sampled to Master latch) (The sampled input
will be effective at-
the Q-out-pulse)

program of time in simulation:-




Similarly for the positive edge triggered clock:-

Do it by yourself.

comparability (-cmp) :-

(3)

- Three parameters :-
- ① Time
 - ② Inputs
 - ③ Outputs



Example chip using inbuilt DFF :-

CHIP DFF {

IN D;

OUT Q;

BUILTIN DFF;

CLOCKED D, Q; // Explicit clocking specification
for simulation.

}

W

1-bit Register :-

functional specification:- To be able to write & read 1-bit data.

- To ~~store~~ load one-bit of information

input :- ① Data-in & bit ,
② Load control signal

~~Too many function~~

- Read (Output)
- Write (Load)

outputs :- Data-out 1-bit


function :- i/t

Diagram :-



Internal Design :-

~~in this design the clock signal is implicit~~



Note - ① In this design the clock signal is implicit

② This design to be ~~built~~ built using the ~~internal~~ internal

DFF :-

Code :-

```

    my@my-OptiPlex-5090:~/Desktop$ 
    IN Data; Load;
    OUT Dout;
    PARTS:
    DFF (Din = Data, Q = Dout)
  
```

8-bit Register :-

functional specifications :-

To load 8-bit of ~~existing~~ data input

To be able to read & write 8-bit of data

input :-

output :-

function :-

Diagram :-

Logic :-

Shift Register :-

A register capable of read, write, and shift operation

Inputs:- ① Data in (n -bit)

② Load control signal (1-bit)


③ Shift control signal (1-bit)

Outputs:- ① Data-out (n -bit)


Function:-

Load	Shift	
1	0	→ Load Data-in to Register
0	1	→ Perform Shift
1	1	→ Perform Load
0	0	→ Keep Retain previous data

Block Diagram:-



Design of Right shift Register:-



⑥

Counter :-

A sequence counter with up & down control signal.

Program Counter :-

A special kind of counter used for fetching instruction

inputs:- ① Data-in (n -bit)

② Load control signal

③ Reset control (to bring PC to zero)


④ Two increment control signals.

outputs:- Data-out (n -bit)

function:-

Load	Reset	inc1	inc2	
1	0	0	0	→ Load new data
0	1	☒	☒	→ Reset to zero
☒	☒	0	1	→ $PC \leftarrow PC + 1$
☒	☒	1	0	→ $PC \leftarrow PC + 2$
☒	☒	1	1	→ $PC \leftarrow PC + 4$
0	0	0	0	→ Retain Data

Block diagram



Design :-

