

- D-FF design
 - Verilog code
 - Simulation methodology
 - Comparison table

- 1-bit Register :-

- N-bit Register :-

- Shift register :-

- Left shift register
- Right shift register

- Counter :-

- up/down counter

- Program Counter (PC)

- $PC \leftarrow PC + 1$
- $PC \leftarrow PC + 2$
- $PC \leftarrow PC + 4$


2)

- VHDL code ✓

- Simulation :-

The concept of clock pulses :-

Negative edge triggers :-



capture phase trigger phase

(The input at-

D input will be


sampled to Master latch)

(The sampled input

will be effective at-

the Q-output)

Progress of time in Simulation :-



capture trigger
a complete phase
tick tick


Similarly for the positive edge triggered clock :-

Do it by yourself.

Combinational logic (-comp) :-

(2)

- Three parameters :-
- ① Time
 - ② Inputs
 - ③ outputs



Example chip using inbuilt DFF :-

CHIP DFF {

IN D;

OUT Q;

BUILTIN DFF;

CLOCKED D, Q;

}

// Explicit clocking specification
for simulation.

4

1-bit Register :-

functional specification:- To be able to write & read 1-bit data.

- To ~~store~~ load one-bit of information


input-s:- ① Data-in 1 bit,
② Load control signal

Two main functions:-
- Read (Output)
- Write (Load)

output:- Data-out 1 bit

function:- 1 bit

Diagram:-



Internal Design:-

Note- ① in this design the clock signal is implicit
② This design to be ~~built~~ built using the subbuild

DFF

Code:-

```
CHIP my1bitS2
  IN Data; Load;
  OUT Data;
PARTS:-
  DFF (Din = Data, Q = Data)
```

8-bit Register:-

functional specifications:-

To load 8-bit of ~~input~~ data input

To be able to read & write 8-bit of data.

input:-

output:-

function:-

Diagram:-

code:-

Shift Register :-

A register capable of read, write, and shift operation


- inputs :-
- ① Data in (n-bit)
 - ② Load control signal (1-bit)
 - ③ Shift control signal (1-bit)

outputs :- ① Data-out (n-bit)


Function :-

Load	Shift	
1	0	→ Load Data in to Register
0	1	→ Perform Shift
1	1	→ Perform Load
0	0	→ Keep Retain the Data

Block Diagram :-



Design of ^{Right} Shift Register :-



6

Counter:-

A sequence counter with up & down control signal.

Program Counter:-

A special kind of counter used for fetching instruction

inputs:- ① Data-in (n-bit)

② Load control signal

③ Reset control (to bring PC to zero)


④ Two increment control signals.

outputs:- Data-out (n-bit)

function:-

Load	Reset	incr	incr	
1	0	0	0	→ Load new data
0	1	X	X	→ Reset to zero
X	0	0	1	→ $PC \leftarrow PC + 1$
X	0	1	0	→ $PC \leftarrow PC + 2$
X	0	1	1	→ $PC \leftarrow PC + 4$
0	0	0	0	→ Retain data

Block diagram



Design :-

