

Last Lectures :-

- System design below
- Basic Logic gates & HDL
- Combinational Logic block
&
ALU Design

Today's Lecture :-

- Sequential design elements :-

- Latch
- Flip flops
- Registers
- Memory
- Counter

- Timing Concept-

Need of Sequential Design :-

Example

①

$$a[10] = \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9\};$$

$$\text{for } (i=0; i \leq 9; i++) \{$$

$$\text{odd} = \text{odd} + a[2*i+1];$$

$$\text{eve} = \text{eve} + a[2*i];$$

}

②


$$f(n) = f(n-1) + f(n-2) + c$$

recursion

$f(1) = 1, f(2) = 0, c = 2$

② Memory element - Design:-


- Repeatability
- Feedback



2 nsec delay
0.5 ns
1.5 ns
value 1

Timing diagram:-


Mapping of functionality with respect to time.




→ This kind of design is called

oscillator


Two inverters:-



Adding control




- Design with NOR:-




check with OR gate, to see the limitation

Functionality of NOR based feedback logic:-




S	R	out ₁ (B)	out ₂ (B)
0	0	previous out ₁	previous out ₂
0	1	0	1
1	0	1	0
1	1	invalid state	


Clock controlled S-R latch




Timing Diagram:



NAND gate based Design:-



4




CLK = 0 → present Memory State

CLK = 1, S R State

CLK	S	R	Q	P
1	0	0	Memory	
1	0	1	0	X
1	1	0	1	
1	1	1	1	(invalid)

CLK	S	R	Q
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1




$S = D$
 $R = \bar{D}$

CLK	D	\bar{D}	Q
1	0	1	0
1	1	0	1
1	1	0	1

CLK	D(t)	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1

CLK	D	Q
1	0	0
1	1	1
0	0	present value
0	1	present value

Flip-flop Design:-



Limitations of latch -

- transparency.



Q_2 gets overwritten by the current Q_1


$$Q_2(t) = D_2(t-1)$$

$$Q_1(t) = D_1(t-1)$$

~~$$Q_2(t) = f(Q_1(t), \text{combs})$$~~

$$Q_2(t) = f(Q_1(t), \text{combs}) \rightarrow \text{wrong}$$

Master-Slave flip-flop design:-




When L_1 is transparent, L_2 should be opaque
 When L_1 is opaque, L_2 should be transparent

Triggering of multi-pul:-

- Negative edge trigger
 positive edge trigger

⑥ The modern flip flop Design

Component used -




Functionality of above flip-flop:-


Alternative Design of

- opening & closing of p-n transistor is similar to multiplexer


Alternative Design (Multiplexer based D-flip flop design)



Timing Diagram:- The flip-flop positive edge triggered




Negative edge triggered :-




- change in output will be reflected in negative edge

The D-block :-



Nature of Sequential Design :-



$$State(t) = f(State(t-1), input(t))$$

8

1-bit Register :-

functional specification -

- Should be able to load the new value
- input
- output


if load(t) then out(t+1) = in(t)

else out(t+1) = out(t)

if load(t-1) then out(t) = in(t-1)

else out(t) = out(t-1)

Design using DFF :-



~~Verilog code :-~~

→ Timing Diagram :-

→ Verilog code :-