

- Lecture - 3 -

①

14th Aug, 2019

Hardware Description Language (HDL)

- VHDL
- Verilog
- Basic HDL (BHDL) → in this course

Conventions:-

File extension -      Filename.hdl

And.hdl  
Xor.hdl  
Nand.hdl

• hdl extension is important -  
in most case the file name will be with caps as  
And.hdl  
↳ cap extension.

Chip structure:-

Header → specifies interface

Body → specifies the implementation.

Syntax Convention:-

- case sensitive
- keywords are in upper case.

Identifier naming:- letter and digits, starting with letter.

Keyword

ICHIIP

Decoder {

Identifier

Comments :- // comment to a line  
 /\* comment until closing \*/

Chip Header (Interface) :-

```
CHIP chipname {
  IN  inputpin1, inputpin2, inputpin3;
  OUT outputpin1, outputpin2;
  // chip Body (Implementation)
```

Chip Body (Implementation)

PARTS:


- internal chip part;
- internal chip part;

Internal chip part :-

~~chip name~~ Chipname (connection, ..., connection)


Connection:

Part's pin name = chip's pin name.




$i1 = a$   
 $a = i1, b = i2$   
 $c = O1$

~~bus-into~~ (allowed)



~~bus-in~~ (Multiple busses (not-allowed))

Pins & connections: (allowed)



internal pins (interconnects)

- part 2 ( , out = p );
- part 2 ( );
- part 3 ( );


Input pins :- An input pin of a part may be tied by the following source:

- 1) input pin of chip
- 2) an internal pin (interconnect)
- 3) constant ~~True or False~~  
True (1) or False (0)

Output pins :- An output pin of a part could be tied to


- 1) output pin of a chip
- 2) an internal pin (interconnect)

Restriction on connection :-



Buses -

A bus is a multi-bit pin of type input-, output- or internal.




Declaration:-

~~CHIP inbus = {~~

```
CHIP Databus {
  IN inbus [8] ;
  OUT outbus [8] ;
  // body of data bus .
}
```

How to use :-




# Chip instantiation (in presence of bus)

```
CHIP Databus {  
  IN in[8];  
  OUT out[8];  
  // Data bus body  
}
```

```
CHIP Processor {  
  IN inp[16]; // chip's pin  
  OUT outp[16]; // chip's pin  
  // start of body for processor  
  PARTS:  
  // some other gates
```


```
  Databus ( in[0] = inp[0], in[1] = inp[1],  
            in[2..7] = true,  
            out[0] = outp[0],  
            out[1..7] = outp[1..7] )
```

}




# Home Exercise

Describe the following connection using VHDL.




## Combinational Building blocks :-

XOR gate :-



$$out = \bar{a}b + a\bar{b}$$



## VHDL code

CHIP xor {

IN a, b;

OUT out;

PARTS:

Not (in = a, out = not1);

Not (in = b, out = not2);

②

```

And (a = not1, b = b, out = and1);
And (a = a, b = not2, out = and2);
Or (a = and1, b = and2, out = out);
}

```

### Simulation of XOR gates:-

Simulation :- To verify the correctness of a given chip  
 Language - Test Scripting Language (TSL)

Xor.tsl

load xor.wdl, ~~output~~ list a, b, out;

set a 0, b 0, ~~out~~

eval, output;

set a 0, b 1,

eval, output;

set a 1, b 0,

eval, output;

set a 1, b 1,

eval output;

→ All the ip/output to be displayed simulated and directed to console



# Multibit gates :-

## Multibit NOT

### block diagram



### Functionality



CHIP ~~Model~~ MBitNot {

IN in[8];  
OUT out[8];

PARTS:

Not (in = in[0], out = out[0]);

Not (in = in[1], out = out[1]);






=

Not (in = in[7], out = out[7]);

}




Multibit OR :-



ADL Code :-

CHIP OR16 {



}

Multibit AND :- ~~Multibit~~

Multibit XOR

Multibit Multiplexor

Multibit Demux

Multibit gates -

Multibit :- Multiple input with only one output.

Multibit OR

Multibit AND

Multibit XOR

Multibit MUX

Multibit Demux :-