

- Digital design ~~basic~~ (Review of concept)

Design specification:-

Digital Logic operations

NOT | AND | OR

Binary variable - {0, 1}

NOT

I/P	X	O/P	Y
	0		1
	1		0

$$Y = \bar{X}$$

Boolean Expression

Truth table (one of the ways of specifying a design)

AND

I/P		O/P
X <sub>1</sub>	X <sub>2</sub>	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = X_1 \cdot X_2 \rightarrow \text{Boolean Exp.}$$



properties of AND gate.

- controlling input
- masking (AND)

OR

I/P		O/P
X <sub>1</sub>	X <sub>2</sub>	Y
0	0	0
0	1	1
1	0	1
1	1	1

$$Y = X_1 + X_2 \rightarrow \text{Boolean Exp.}$$




properties of OR gate

- controlling input
- masking (OR)

Universal gate:

NAND

IP		OP
$x_1$	$x_2$	$Y$
0	0	1
0	1	1
1	0	1
1	1	0




Implementation of other gate

- Inverter
- AND
- OR

De-morgan's law

NOR gate

IP		OP
$x_1$	$x_2$	$Y$
0	0	1
0	1	0
1	0	0
1	1	0



Implementation of other gate


- Inverter
- AND
- OR

By the use of De-morgan's law.

Derived gate:

- XOR - (Exclusive OR)

$x_1$	$x_2$	$Y$
0	0	0
0	1	1
1	0	1
1	1	0




Properties of XOR gate

- Comparator / Equivalence checker
- Used as a buffer / inverter

- XOR -

$x_1$	$x_2$	$y$
0	0	1
0	1	0
1	0	0
1	1	1

$$y = \overline{x_1 \oplus x_2}$$



Large function (large no. of variables)

Three variable

$$y = f(x_1, x_2, x_3)$$

$x_1$	$x_2$	$x_3$	$f(x_1, x_2, x_3)$
0	0	0	
0	0	1	
1	1	1	

$$k = 2^3$$

- Ten variable -  $y = f(x_1, x_2, \dots, x_{10})$

Table size - 11 columns

-  $2^{10}$  rows.

- n-variable

Table size =  $(n+1)$  columns

-  $2^n$  rows.

→ What is the total number of possible functions with  $n$  variables?

How to specify a complex design?

Example - Intel i-5 - its processor family was around 1000 - 2000 pins input/output

Use of programming language -

Hardware description language - (HDL)

Design specification

- Level of abstraction (Identifying the level of abstraction)
  - Architectural level
  - Behavior level
  - Structural level

- Design specification using language


- Architecture level language
  - Blue spec
  - System C
  - System Verilog
  - (Use of python and language)

- ~~RTL level~~  
Behavioral level / Structural level

- ~~RTL Register Transfer level~~

- VHDL
- Verilog
- HDL (we will become a hacker)

# Modern Digital System Design Flow




## Example

- ① Design of an auto pilot-micro controller
- Altitude
  - Temp
  - pressure
  - light
  - weather prediction

### Design specification

- ② Altitude - 30,000 ft  
 Temp - 50°C to -10°C  
 16 bit-Size pressure - ~~ft~~  
 2mW power consumption  
 Light -  
 Weather - Rainy, cloud



### ④ VHDL, Verilog, HDL

```

module adder16 (input a16,
                input b16,
                output c16)
always @ (posedge clock)
begin
  c16 = a16 + b16
end
endmodule
  
```

```

input control = 2'b0001
begin
  c16 = a16 + b16
end
endmodule
  
```



5) Simulation to verify whether the design is correct or buggy

Test benches are used to supply input - and check the ~~design~~ desired output

6) Logic synthesis ..

this gives rise to gatelevel design (called gatelevel gate netlist)

