Lecture-2 7/8/2019

- Digital design ~~basic~~ : (Review of concept)

Design specification :-

Digital logic operations

NOT | AND | OR

Binary variable - {0 , or 1}

INOT

I/p x	O/p y
0	1
1	0

x ▷o y

$y = \bar{x}$ → Boolean expression

↳ Truth table (one of the ways of specifying a design)

AND

I/p x_1	I/p x_2	O/p y
0	0	0
0	1	0
1	0	0
1	1	1

$y = x_1 \cdot x_2$ → Boolean Exp.



properties of AND gate

- Controlling input
- Masking (AND)

OR

I/p x_1	I/p x_2	O/p y
0	0	0
0	1	1
1	0	1
1	1	1

$y = x_1 + x_2$ → Boolean Exp.



Properties of OR gate

- Controlling input
- Masking (OR)

Universal gate:

NAND

I/P		O/P
x_1	x_2	y
0	0	0
0	1	1
1	0	1
1	1	0

$y = \overline{x_1 \cdot x_2}$



Implementation of other gate
- Inverter
- AND
- OR

De-morgan's Law

NOR gate

I/P		O/P
x_1	x_2	y
0	0	1
0	1	0
1	0	0
1	1	0

$y = \overline{x_1 + x_2}$



Implementation of other gate
- Inverter
- AND
- OR

By the use of De-morgan's law.

Derived gate :-

- XOR - (Exclusive OR)

x_1	x_2	y
0	0	0
0	1	1
1	0	1
1	1	0

$y = x_1 \oplus x_2$



Properties of XOR gate
- Comparator / Equivalence check
- Used as a buffer/inverter

– XNOR –

x_1	x_2	y
0	0	1
0	1	0
1	0	0
1	1	1

$$y = \overline{x_1 \oplus x_2}$$



Large function (large no. of variables) :

Three variable

$$y = f(x_1, x_2, x_3)$$

x_1	x_2	x_3	$f(x_1, x_2, x_3)$
0	0	0	
0	0	1	
1	1	1	

$k = 2^3$

– Ten variable – $y = f(x_1, x_2, \dots x_{10})$

Table size – 11 columns

– 2^{10} rows.

– n-variable

Table size = $(n+1)$ columns

– 2^n rows.

→ What is the total number of possible functions with n variables?

How to specify a complex design?

Example- Intel i-3 — 3rd processor family
has around 1000 – 2000 pins input/output-

Use of programming language -

Hardware description "language" - (HDL)

Design specification

- Level of abstraction (Identifying the level of abstraction)
  - Architectural level
  - Behavior level
  - Structural level
- Design specification using language
  - Architecture level language
    - Bluespec
    - SystemC
    - SystemVerilog
    - (Use of python kind of language)
  - ~~RTL level~~ Behavior level / Structural level
    - ~~RTL~~ Register Transfer level
      - VHDL
      - Verilog
      - HDL (we will be using this in our class)

Modern Digital System Design Flow —

① Requirements

② Design Specification

③ Design formulation

④ Design Entry
VHDL, verilog, HDL

⑤ Simulation
(Design verification)

⑥ Logic Synthesis

⑦ Post Synthesis
Simulation
(Design verification

⑧ Mapping, placement-
Routing

⑨ ASIC

FPGA ⑤

Example

① Design of an auto pilot-micro controller
- Altitude
- Temp
- pressure
- Light-
- weather predict

← Design specification

② Altitude - 30,000 ft-
ALU Temp - 50°C to -10°C
16 bit- Size pressure -
1 mile Light-
power screen weather - Rainy, cloudy

③


Block diagram

④ VHDL, verilog, HDL

module adder16 (input- a16, b16
input- Control = 2'b000
output c16

⑤ always @ (posedge clock)
begin
if Control = 2'b0000
begin
c16 = a16 + b16
end
end module.

(5) Simulation to verify whether the design is correct or buggy

Test benches are used to supply input & and check the ~~design~~ desired output

(6) Logic synthesis :-

This gives rise to gate level design (called gate level ~~gate~~ netlist)